Oxide thickness-dependent effects of source doping profile on the performance of single- and double-gate tunnel field-effect transistors

Operated by the band-to-band tunneling at the source-channel junction, the source engineering has been considered as an efficient approach to enhance the performance of tunnel field-effect transistors (TFETs). In this paper, we report a new feature that the effects of source doping profile on the pe...

Mô tả đầy đủ

Đã lưu trong:
Chi tiết về thư mục
Những tác giả chính: Nguyễn, Đăng Chiến, Chun-Hsing Shih
Định dạng: Journal article
Ngôn ngữ:English
Được phát hành: 2023
Những chủ đề:
Truy cập trực tuyến:https://scholar.dlu.edu.vn/handle/123456789/2077
Các nhãn: Thêm thẻ
Không có thẻ, Là người đầu tiên thẻ bản ghi này!
Thư viện lưu trữ: Thư viện Trường Đại học Đà Lạt
id oai:scholar.dlu.edu.vn:123456789-2077
record_format dspace
institution Thư viện Trường Đại học Đà Lạt
collection Thư viện số
language English
topic Source doping effects
EOT scaling
band-to-band tunneling
tunnel field-effect transistor
low-bandgap TFET
spellingShingle Source doping effects
EOT scaling
band-to-band tunneling
tunnel field-effect transistor
low-bandgap TFET
Nguyễn, Đăng Chiến
Chun-Hsing Shih
Oxide thickness-dependent effects of source doping profile on the performance of single- and double-gate tunnel field-effect transistors
description Operated by the band-to-band tunneling at the source-channel junction, the source engineering has been considered as an efficient approach to enhance the performance of tunnel field-effect transistors (TFETs). In this paper, we report a new feature that the effects of source doping profile on the performance of single- and double-gate germanium TFETs depend on equivalent oxide thickness (EOT). Based on the numerical simulations, it is shown that the effect of source concentration on the on-current is stronger with decreasing the EOT, particularly in the double-gate configuration due to the higher gate control capability. Importantly, when the EOT is decreased below a certain value, abrupt source-channel junctions are not only unnecessary, but gradual source doping profiles even improve the performance of TFETs because of the increase in vertical tunneling generation. With the continuous trend of scaling EOT, the oxide thickness-dependent effects of source doping profile should be properly considered in designing TFET devices.
format Journal article
author Nguyễn, Đăng Chiến
Chun-Hsing Shih
author_facet Nguyễn, Đăng Chiến
Chun-Hsing Shih
author_sort Nguyễn, Đăng Chiến
title Oxide thickness-dependent effects of source doping profile on the performance of single- and double-gate tunnel field-effect transistors
title_short Oxide thickness-dependent effects of source doping profile on the performance of single- and double-gate tunnel field-effect transistors
title_full Oxide thickness-dependent effects of source doping profile on the performance of single- and double-gate tunnel field-effect transistors
title_fullStr Oxide thickness-dependent effects of source doping profile on the performance of single- and double-gate tunnel field-effect transistors
title_full_unstemmed Oxide thickness-dependent effects of source doping profile on the performance of single- and double-gate tunnel field-effect transistors
title_sort oxide thickness-dependent effects of source doping profile on the performance of single- and double-gate tunnel field-effect transistors
publishDate 2023
url https://scholar.dlu.edu.vn/handle/123456789/2077
_version_ 1798256947284148224
spelling oai:scholar.dlu.edu.vn:123456789-20772024-03-01T02:42:48Z Oxide thickness-dependent effects of source doping profile on the performance of single- and double-gate tunnel field-effect transistors Nguyễn, Đăng Chiến Chun-Hsing Shih Source doping effects EOT scaling band-to-band tunneling tunnel field-effect transistor low-bandgap TFET Operated by the band-to-band tunneling at the source-channel junction, the source engineering has been considered as an efficient approach to enhance the performance of tunnel field-effect transistors (TFETs). In this paper, we report a new feature that the effects of source doping profile on the performance of single- and double-gate germanium TFETs depend on equivalent oxide thickness (EOT). Based on the numerical simulations, it is shown that the effect of source concentration on the on-current is stronger with decreasing the EOT, particularly in the double-gate configuration due to the higher gate control capability. Importantly, when the EOT is decreased below a certain value, abrupt source-channel junctions are not only unnecessary, but gradual source doping profiles even improve the performance of TFETs because of the increase in vertical tunneling generation. With the continuous trend of scaling EOT, the oxide thickness-dependent effects of source doping profile should be properly considered in designing TFET devices. 102 284-299 2023-04-28T09:50:48Z 2023-04-28T09:50:48Z 2017 Journal article Bài báo đăng trên tạp chí thuộc ISI, bao gồm book chapter https://scholar.dlu.edu.vn/handle/123456789/2077 10.1016/j.spmi.2016.12.048 en Vietnam National Foundation for Science and Technology Development (NAFOSTED) Superlattices and Microstructures 2773-0131 103.02-2015.58 [1] D.J. Frank, R.H. Dennard, E. Nowak, P.M. Solomon, Y. Taur and A.-S.P. Wong, Device scaling limits of Si MOSFETs and their application dependencies, Proc. IEEE 89 (2001) 259-288. [2] B.J. Lin, Lithography till the end of Moore’s law, ACM Int. Symp. on Physical Design, 2012, pp 1-2, [3] J. Appenzeller, Y.-M. Lin, J. Knoch and Ph. Avouris, Band-to-band tunneling in carbon nanotube field-effect transistors, Phys. Rev. Lett. 93 (2004) 196905. [4] D.E. Nikonov and I.A. Young, Overview of beyond-CMOS devices and a uniform methodology for their benchmarking, Proc. IEEE 101 (2013) 2498-2533. [5] E.O. Kane, Theory of tunneling, J Appl Phys 31 (1961) 83-91. [6] S.J. Koester et al., Are Si-SiGe tunneling field-effect transistors a good idea?, ECS Trans. 33 (2010) 357-361. [7] K. Boucart and A.M. Ionescu, Double-gate tunnel FET with high-κ gate dielectric, IEEE Trans. Electron Devices 54 (2007) 1725-1733. [8] S. Chen, Q. Huang and R. Huang, Source doping profile design for Si and Ge tunnel FET, ECS Trans. 60 (2014) 91-96. [9] O.M. Nayfeh, J.L. Hoyt, D.A. Antoniadis, Strained-Si1-xGex/Si band-to-band tunneling transistors: Impact of tunnel junction germanium composition and doping concentration on switching behavior, IEEE Trans Electron Devices 56 (2009) 2264-2269. [10] G.B. Beneventi, E. Gnani, A. Gnudi, S. Reggiani, G. Baccarani, Dual-metal-gate InAs tunnel FET with enhanced turn-on steepness and high ON-current, IEEE Trans Electron Devices 61 (2014) 776-784. [11] W. Wang, P-F Wang, C.-M. Zhang, X. Lin, X.-Y. Liu, Q.-Q. Sun, P. Zhou, and D.W. Zhang, Design of U-shape channel tunnel FETs with SiGe source regions, IEEE Trans Electron Devices 61 (2014) 193-197. [12] H. Ilatikhameneh, T.A. Ameen, G. Klimeck, J. Appenzeller, R. Rahman, Dielectric engineered tunnel field-effect transistor, IEEE Electron Device Lett 36 (2015) 1097-1100. [13] T. Krishnamohan, K. Donghyun, S. Raghunathan, and K. Saraswat, Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and <60mV/dec subthreshold slope, IEDM Tech Dig, 2008, pp. 1-3. [14] C.-H. Shih, N.D. Chien, Physical operation and device design of short-channel tunnel field-effect transistors with graded silicon-germanium heterojunctions, J Appl Phys 113 (2013) 134507. [15] E.-H. Toh, G.H. Wang, G. Samudra, Y.-C. Yeo, Device physics and design of germanium tunneling field-effect transistor with source and drain engineering for low power and high performance applications, J Appl Phys 103 (2008) 104504. [16] A. Pan, S. Chen and C.O. Chui, Electrostatic modeling and insights regarding multigate lateral tunneling transistors, IEEE Trans. Electron Devices 60 (2013) 2712-2720. [17] G. Han, Y.S. Yee, P. Guo, Y. Yang, L. Fan, C. Zhan and Y.-C. Yeo, Enhancement of TFET performance using dopant profile-steepening implant and source dopant concentration engineering at tunneling junction, Silicon Nanoelectronics Workshop, 2010, pp. 1-2. [18] D. Dewey et al., Fabrication, characterization, and physics of III-V heterojunction tunneling field effect transistors (H-TFET) for steep sub-threshold swing, IEDM Tech. Dig., 2011, pp. 785-788. [19] 2010 Synopsys MEDICI User’s Manual (California: Synopsys Inc.) [20] K.-H. Kao, A.S. Verhulst, W.G. Vandenberghe, B. Soree, W. Magnus, D. Leonelli, G. Groeseneken and K.D. Meyer, Optimization of gate-on-source-only tunnel FETs with counter-doped pockets, IEEE Trans. Electron Devices 59 (2012) 2070-2077. [21] E.-H. Toh, G.H. Wang, L. Chan, G. Samudra, Y.-C. Yeo, Device physics and design of double-gate tunneling field-effect transistor by silicon film thickness optimization, Appl Phys Lett 90 (2007) 263507. [22] K.-H. Kao, A.S. Verhulst, W.G. Vandenberghe, B. Soree, G. Groeseneken, K.D. Meyer, Direct and indirect band-to-band tunneling in germanium-based TFETs, IEEE Trans Electron Devices 59 (2012) 292-301. [23] C. Alper, L. Lattanzio, L. De Michielis, P. Palestri, L. Selmi and A.M. Ionescu, Quantum mechanical study of the germanium electron–hole bilayer tunnel FET, IEEE Transactions on Electron Devices 60 (2013) 2754-2760. [24] M.S. Tyagi, Determination of effective mass and the pair production energy for electrons in germanium from Zener diode characteristics, Jpn. J. Appl. Phys. 12 (1973) 106-108. [25] D. Kim, T. Krishnamohan, L. Smith, H.-S. Philip Wong and K.C. Saraswat, Band to band tunneling study in high mobility materials: III-V, Si, Ge and strained SiGe, Device Research Conf., 2007, pp. 57-58. [26] N.D. Chien, C.-H. Shih, L.T. Vinh, N.V. Kien, Quantum confinement effect in strained-Si¬1-xGex double-gate tunnel field-Effect transistors, Proc IEEE Int Conf IC Design and Tech, 2013, pp. 73-76. [27] D. Leonelli, A. Vandooren, R. Rooyackers, A.S. Verhulst, S.D. Gendt, M.M. Heyns and G. Groeseneken, Silicide engineering to boost Si tunnel transistor drive current, Jpn. J. Appl. Phys. 50 (2011) 04DC05 [28] A. Vandooren, D. Leonelli, R. Rooyackers, A. Hikavyy, K. Devriendt, M. Demand, R. Loo, G. Groeseneken, C. Huyghebaert, Analysis of trap-assisted tunneling in vertical Si homo-junction and SiGe hetero-junction tunnel-FETs, Solid-State Electron 83 (2013) 50-55. [29] J.V. Morgan and E O Kane, Observation of direct tunneling in germanium, Phys. Rev. Lett. 3 (1959) 466-468. [30] A. Chattopadhyay and A. Mallik, Impact of a spacer dielectric and a gate overlap/underlap on the device performance of a tunnel field-effect transistor, IEEE Trans. Electron Devices 58 (2011) 677-683. [31] S.S. Sylvia, A. Khayer, K. Alam and R.K. Lake, Doping, tunnel Barriers, and cold carriers in InAs and InSb nanowire tunnel transistors, IEEE Trans. Electron Devices 59 (2012) 2996-3001. [32] S. Agarwal and E. Yablonovitch, The low voltage TFET demands higher perfection than previously required in electronics, Device Research Conf., 2015, pp. 247-248. [33] J. Min, J. Wu and Y. Taur, Analysis of source doping effect in tunnel FETs with staggered bandgap, IEEE Electron Device Lett. 36 (2015) 1094-1096. [34] J.T. Smith, C. Sandow, S. Das, R.A. Minamisawa, S. Mantl and J. Appenzeller, Silicon Nnanowire tunneling field-effect transistor aArrays: improving subthreshold performance using excimer laser annealing, IEEE Trans. Electron Devices 59 (2011) 1822-1829. [35] G. Han, P. Guo, Y. Yang, L. Fan, Y.S. Yee, C. Zhan and Y.-C. Yeo, Source engineering for tunnel field-effect transistor: elevated source with Vvertical silicon–germanium/germanium heterostructure, Jpn. J. Appl. Phys. 50 (2011) 04DJ07. [36] C.-H. Shih and N.D. Chien, Design and modeling of line-tunneling field-effect transistors using low-bandgap semiconductors, IEEE Trans. Electron Devices 61 (2014) 1907-1913. [37] R. Jhaveri, V. Nagavarapu and J.C.S. Woo, Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor, IEEE Trans. Electron Devices 58 (2011) 80-86. [38] Q. Huang, R. Huang, Z. Zhan, Y. Qiu, W. Jiang, C. Wu and Y. Wang, A Novel Si Tunnel FET with 36mV/dec Subthreshold Slope Based on Junction Depleted-Modulation through Striped Gate Configuration, IEDM Tech. Dig., 2012, pp. 187-190.