SVA: The Power of Assertions in System Verilog
This book is the result of the deep involvement of the authors in the development of EDA tools, SystemVerilog Assertion standardization, and many years of practical experience. One of the goals of this book is to expose the oral knowhow circulated among design and verification engineers which has...
Kaydedildi:
| Asıl Yazarlar: | , , , |
|---|---|
| Materyal Türü: | Kitap |
| Dil: | English |
| Baskı/Yayın Bilgisi: |
Springer
2015
|
| Konular: | |
| Online Erişim: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/56811 |
| Etiketler: |
Etiketle
Etiket eklenmemiş, İlk siz ekleyin!
|
| Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
|---|