SVA: The Power of Assertions in System Verilog
This book is the result of the deep involvement of the authors in the development of EDA tools, SystemVerilog Assertion standardization, and many years of practical experience. One of the goals of this book is to expose the oral knowhow circulated among design and verification engineers which has...
Gorde:
Egile Nagusiak: | , , , |
---|---|
Formatua: | Liburua |
Hizkuntza: | English |
Argitaratua: |
Springer
2015
|
Gaiak: | |
Sarrera elektronikoa: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/56811 |
Etiketak: |
Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|