Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
में बचाया:
मुख्य लेखक: | Perry, Douglas L. |
---|---|
स्वरूप: | पुस्तक |
भाषा: | Undetermined |
प्रकाशित: |
New York
McGraw-Hill
2005
|
विषय: | |
टैग : |
टैग जोड़ें
कोई टैग नहीं, इस रिकॉर्ड को टैग करने वाले पहले व्यक्ति बनें!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
समान संसाधन
-
Counterfeit Integrated Circuits:
Detection and Avoidance
द्वारा: Tehranipoor, Mark, और अन्य
प्रकाशित: (2015) -
Formal Verification of Simulink/Stateflow Diagrams
द्वारा: Zhan, Naijun, और अन्य
प्रकाशित: (2020) -
Comprehensive functional verification the complete industry cycle
द्वारा: Wile, Bruce
प्रकाशित: (2005) -
An introduction to mixed-signal IC test and measurement
द्वारा: Mark Burns
प्रकाशित: (2001) -
Microelectronic circuits
द्वारा: Sedra, Adel S.
प्रकाशित: (1987)