Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
Bewaard in:
Hoofdauteur: | Perry, Douglas L. |
---|---|
Formaat: | Boek |
Taal: | Undetermined |
Gepubliceerd in: |
New York
McGraw-Hill
2005
|
Onderwerpen: | |
Tags: |
Voeg label toe
Geen labels, Wees de eerste die dit record labelt!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Gelijkaardige items
-
Counterfeit Integrated Circuits:
Detection and Avoidance
door: Tehranipoor, Mark, et al.
Gepubliceerd in: (2015) -
Formal Verification of Simulink/Stateflow Diagrams
door: Zhan, Naijun, et al.
Gepubliceerd in: (2020) -
Comprehensive functional verification the complete industry cycle
door: Wile, Bruce
Gepubliceerd in: (2005) -
An introduction to mixed-signal IC test and measurement
door: Mark Burns
Gepubliceerd in: (2001) -
Microelectronic circuits
door: Sedra, Adel S.
Gepubliceerd in: (1987)