Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
Zapisane w:
1. autor: | Perry, Douglas L. |
---|---|
Format: | Książka |
Język: | Undetermined |
Wydane: |
New York
McGraw-Hill
2005
|
Hasła przedmiotowe: | |
Etykiety: |
Dodaj etykietę
Nie ma etykietki, Dołącz pierwszą etykiete!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Podobne zapisy
-
Counterfeit Integrated Circuits:
Detection and Avoidance
od: Tehranipoor, Mark, i wsp.
Wydane: (2015) -
Formal Verification of Simulink/Stateflow Diagrams
od: Zhan, Naijun, i wsp.
Wydane: (2020) -
Comprehensive functional verification the complete industry cycle
od: Wile, Bruce
Wydane: (2005) -
An introduction to mixed-signal IC test and measurement
od: Mark Burns
Wydane: (2001) -
Microelectronic circuits
od: Sedra, Adel S.
Wydane: (1987)