Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
Сохранить в:
Главный автор: | Perry, Douglas L. |
---|---|
Формат: | |
Язык: | Undetermined |
Опубликовано: |
New York
McGraw-Hill
2005
|
Предметы: | |
Метки: |
Добавить метку
Нет меток, Требуется 1-ая метка записи!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Схожие документы
-
Counterfeit Integrated Circuits:
Detection and Avoidance
по: Tehranipoor, Mark, et al.
Опубликовано: (2015) -
Formal Verification of Simulink/Stateflow Diagrams
по: Zhan, Naijun, et al.
Опубликовано: (2020) -
Comprehensive functional verification the complete industry cycle
по: Wile, Bruce
Опубликовано: (2005) -
An introduction to mixed-signal IC test and measurement
по: Mark Burns
Опубликовано: (2001) -
Microelectronic circuits
по: Sedra, Adel S.
Опубликовано: (1987)