Verification techniques for system-level design
This book will explain how to verify SoC logic designs using "formal" and "semi-formal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correct...
保存先:
| 第一著者: | Fujita, Masahiro |
|---|---|
| フォーマット: | 図書 |
| 言語: | Undetermined |
| 出版事項: |
Amsterdam
Morgan Kaufmann Publishers
2008
|
| 主題: | |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
類似資料
-
ESL design and verification :
著者:: Bailey, Brian
出版事項: (2007) -
Applied formal verification
著者:: Perry, Douglas L.
出版事項: (2005) -
Comprehensive functional verification the complete industry cycle
著者:: Wile, Bruce
出版事項: (2005) -
Counterfeit Integrated Circuits:
Detection and Avoidance
著者:: Tehranipoor, Mark, 等
出版事項: (2015) -
On-chip communication architectures : system on chip interconnect
著者:: Pasricha, Sudeep
出版事項: (2008)