Verification techniques for system-level design
This book will explain how to verify SoC logic designs using "formal" and "semi-formal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correct...
Đã lưu trong:
| 主要作者: | Fujita, Masahiro |
|---|---|
| 格式: | 图书 |
| 语言: | Undetermined |
| 出版: |
Amsterdam
Morgan Kaufmann Publishers
2008
|
| 主题: | |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
相似书籍
-
ESL design and verification :
由: Bailey, Brian
出版: (2007) -
Applied formal verification
由: Perry, Douglas L.
出版: (2005) -
Comprehensive functional verification the complete industry cycle
由: Wile, Bruce
出版: (2005) -
Counterfeit Integrated Circuits:
Detection and Avoidance
由: Tehranipoor, Mark, et al.
出版: (2015) -
On-chip communication architectures : system on chip interconnect
由: Pasricha, Sudeep
出版: (2008)