Verification techniques for system-level design
This book will explain how to verify SoC logic designs using "formal" and "semi-formal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correct...
Uloženo v:
| Hlavní autor: | |
|---|---|
| Médium: | Kniha |
| Jazyk: | Undetermined |
| Vydáno: |
Amsterdam
Morgan Kaufmann Publishers
2008
|
| Témata: | |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|